# ● PRINTER RUSH ● (PTO ASSISTANCE)

Application: 09/662228 Examiner: GAU: (IDC) FMF FDC From: Location: Date: 06073566 Tracking #: Week Date: DOC CODE **DOC DATE MISCELLANEOUS** 1449 Continuing Data Foreign Priority **IDS Document Legibility CLM IIFW** Fees Other **SRFW** DRW OATH 312 00 **SPEC** [RUSH] MESSAGE: ( ) Day S illerible haile [XRUSH] **RESPONSE**: Correct

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.

REV 10/04

INITIALS: 😽

INSTRUCTION	MNEU		ı	OPCO	DE										ł W W	EDI	AT (	Ε					
LOAD AR FROM ADDRESSED DATA	LAR	0 0	0 0	0 A	R	X	A	L A	A	A	Á	A	A										
ADD TO AR SHORT INNEDIATE SUBTRACT FROM AR SHORT INNEDIATE MODIFY AUXILIARY REGISTER EXCLUSIVE OR DBWR TO DATA VALUE OR DBWR TO DATA VALUE	AORK SBRK WAR XPL OPL	0 0 0	0 0 0 0	1 0 1 6 1 0	0 1 1	1 0 1	1 1	   A   A	A	A	i A A	i A A	l A A										
AND DBWR WITH DATA VALUE COMPARE DBWR TO DATA VALUE	APL . CPL	0 0	0 0	11	0	1	1.	LA	A	A	A	A	A										
TEST BIT SPECIFIED INNEDIATE	817	0 0	0 1	ВІ	T	X	1 1	<b>.</b> A	A	A	A	A	A										
LOAD ACCUMULATOR WITH SHIFT	LAC	0 0	1 0	S H	F	T	1 /	A A	A	A	Å	A	A										
ADD TO ACCUMULATOR WITH SHIFT	ADD	0 0	1 1	SH	F	T	1 /	<b>1</b> A	A	A	A	Å	A										
SUBTRACT FROM ACCUMULATOR WITH SHIFT	SUB	0 1	0 0	SH	F	<b>T</b> .	1 /	N A	A	A	Å	A	A										
ZERO ACC, LOAD HIGH ACC WITH ROUNDING ZERO ACC, LOAD HIGH ACCUMULATOR ZERO ACC, LOAD LOW ACC WITH SIGN SUPPRESSED LOAD ACC WITH SHIFT SPECIFIED BY TREG1 WULTIPLY DATA VALUE TIMES TREGO WULTIPLY UNSIGNED DATA VALUE TIMES TREGO TEST BIT IN DATA VALUE AS SPECIFIED BY TREG2 NORWALIZE ACCUMULATOR LOAD STATUS LOAD STATUS REGISTER 1 WULT/ACC WITH SOURCE ADDRESS IN DBWR WULT/ACC WITH SOURCE ADDRESS IN DBWR BUCK MOVE DATA TO DATA WITH SOURCE IN DBWR BLOCK MOVE DATA TO DATA WITH DEST IN DBWR BLOCK MOVE DATA TO PROG WITH SOURCE IN DBWR BLOCK MOVE DATA TO DATA DEST LONG IMMEDIATE  ADD TO ACCUMULATOR WITH CARRY ADD TO HIGH ACCUMULATOR	LST LST1 WADS WADD BDSD BDSD BDSD BDSD BCDC BPSD BKDK	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	0 1 1 0 1 0 1 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1 1 1 1 0 1	0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 1	0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1						***		A	A		. A	A	 A A	A	A	A	•
ADD TO LOW ACCUMULATOR WITH SIGN SUPPRESSED ADD TO ACC WITH SHIFT SPECIFIED BY TREGI MULTIPLY TREGO BY DATA, ADD PREVIOUS PRODUCT DATA TO TREGO, SQUARE IT, ADD PREG TO ACC LOAD TREGO AND ACCUMULATE PREVIOUS PRODUCT LOAD TREGO WITH DATA SHIFT, ADD PREG TO ACC LOAD TREGO AND LOAD ACC WITH PREG EXCLUSIVE OR ACCUMULATOR WITH DATA VALUE OR ACCUMULATOR WITH DATA VALUE AND ACCUMULATOR WITH DATA VALUE TABLE WRITE RESERVED	ADDH ADDS ADDT WPYA SQRA LTA LTD LT LTP XOR OR AND TBLW	0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	0 0 0 0 0 0 0 0 1 0 1 0 1 0 1 1 1 1 1 1	0 1 1 0 0 1 1 1 0 0 0	1 0 1 0 1 0 1 0 1 0 1							A A A A A A A A A A A										
SUBTRACT FROM ACCUMULATOR WITH BORROW	SUBB	0 1	1 1	0 0	0	0	1 /	A A	Å	Å	A	A	A										

SUBTRACT FROM HIGH ACCUMULATOR SUBTRACT FROM ACC WITH SIGN SUPPRESSED SUBTRACT FROM ACC, SHIFT SPECIFIED BY TREGT MULTIPLY TREGO BY DATA, ACC - PREG DATA TO TREGO, SQUARE IT, ACC - PREG LOAD TREGO AND SUBTRACT PREVIOUS PRODUCT CONDITIONAL SUBTRACT REPEAT INSTRUCTION AS SPECIFIED BY DATA LOAD DATA PAGE POINTER WITH ADDRESSED DATA PUSH DATA MEMORY VALUE ONTO PC STACK DATA MOVE IN DATA MEMORY LOAD HIGH PRODUCT REGISTER RESERVED RESERVED	SUBH SUBS SUBT MPYS SUBC RPT LDP PSHD DMOV LPH	0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 1 9 1 1 0 1 0 1 1 1 1 1 1 0 0 0 0 1 1	0 1 0 1 0 1 0 1		***	***	A	A		***															
STORE LOW ACCUMULATOR WITH SHIFT STORE HIGH ACCUMULATOR WITH SHIFT	SACL SACH				}																									
STORE AR TO ADDRESSED DATA	SAR	1	0	0 1	1	0 /	A R	X	1	A	A	A	Å	A	A	Å														
STORE STATUS STORE STATUS REGISTER 1 TABLE READ STORE LOW PRODUCT REGISTER STORE HIGH PRODUCT REGISTER POP STACK TO DATA MEMORY BLOCK MOVE PROG TO DATA WITH SOURCE IN DBMR BLOCK MOVE FROM PROGRAM TO DATA MEMORY	SST SST1 TBLR SPL SPH POPD BPDS BLKP	1 1 1 1 1	0 0 0 0 0	0 1 0 1 0 1 0 1 0 1	1	1 (	D 0 D 1 D 1 D 1 D 0 I 0	1 0 1 0 1 0	1 1 1	***		AAAAAA	A A A A A A	AAAAA	AAAAAA	A A A A A A		A J				A	A	A	A I			· A		
WULTIPLY/ACCUMULATE WULTIPLY/ACCUMULATE WITH DATA SHIFT BRANCH UNCONDITIONAL WITH AR UPDATE CALL UNCONDITIONAL WITH AR UPDATE BRANCH AR = 0 WITH AR UPDATE BRANCH UNCONDITIONAL WITH AR UPDATE DELAYED CALL UNCONDITIONAL WITH AR UPDATE DELAYED BRANCH AR = 0 WITH AR UPDATE DELAYED	MAC MACD 8 CALL 8ANZ BD CALD BAZD	1 1 1 1 1	0 0 0 0	1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1	0 0 0 0	0 (	0 0 0 1 0 1 1 0 1 0	1 0 1 0 1	1 1 1 1		A A A A A	AAAAA	AAAAA	A A A A A		***	AAAAA	A		AAAAAAA		A A A A A		A A A A A A	A			AAAAAA	AAAAAAA	AAAAAA
LOAD BEHORY WAPPED REGISTER STORE BEHORY WAPPED REGISTER BLOCK WOVE FROM DATA TO DATA BEHORY STORE LONG INMEDIATE TO DATA EXCLUSIVE OR LONG IMMEDIATE WITH DATA VALUE OR LONG IMMEDIATE WITH DATA VALUE AND LONG IMMEDIATE WITH DATA VALUE COMPARE DATA WITH LONG IMMEDIATE SET TO IF =	LMUR SUMR BLKO SPŁK XPLK OPLK APLK CPLK	1 1 1 1 1	0 0 0 0 0 0 0 0 0 0	1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1 (1	0 0 6 0 0	1   1   1   1   1	0 0 0 1 0 1 1 0 1 0	1 8 1 0 1	1 1 1	AAAAA	A A A A A	AAAAA	AAAAA	AAAAA		A A A A A	A	A #	A A I I I I I I I I I I I I I I I I I I	A	A	A	A	A	A /	A A A I I I I I I I I I I I I I I I I I	, # . # . !	A A       1   1   1	A A I I I I I	A 1 1 1
LOAD AR SHORT IMMEDIATE ADD TO LOW ACC SHORT IMMEDIATE LOAD ACC SHORT IMMEDIATE SUBTRACT FROM ACC SHORT IMMEDIATE REPEAT INST SPECIFIED BY SHORT IMMEDIATE LOAD DATA PAGE IMMEDIATE	LARK ADOK LACK SUBK RPTK LDPK	1 1 1	0 0 0	1 1 1	1 1 1 1	1 1 1	0 0 0 0 0 1 0 1	0 1 0 1	 	1 1	1	 	1 1 1	1 1 1	1 1 1	  -  -  -														

ABSOLUTE VALUE OF ACCUMULATOR	ABS	10	1 1	1	1 1	0	0 (	0 (	0	0	0 (	0 (
COMPLEMENT ACCUMULATOR	CUPL	10	1 1	1	1 1	0	0 (	0 (	0	0	0 (	1 (
NEGATE ACCUMULATOR	NEG	10	1 1	1	1 1	0	0 (	0 (	0	0	0 1	1 0
LOAD ACCUMULATOR WITH PRODUCT	PAC	1 0	1 1	1	1 1	0	0 (	0 (	0	0	0 1	1 1
ADD PRODUCT TO ACCUMULATOR	APAC	1 0 1	1 1	1	1 1	0	0 (	0	0	0	1 (	) (
SUBTRACT PRODUCT FROM ACCUMULATOR	SPAC	1 0	1 1	1	1	0	0 (	0	0	0	1 (	1
AOD BPR TO ACCUMULATOR	ABPR	10	1 1	1	1 1	0	0 (	0	0	0	1 1	1 0
LOAD ACCUBULATOR WITH BPR	LBPR	1 0	11	1	1 1	0	0 (	0	0	0	1 1	1
SUBTRACT BPR FROM ACCUMULATOR	SBPR	1.0 -	1 1	1	1 1	0	0 (	0	0	1	0 0	) (
SHIFT ACCUMULATOR 1 BIT LEFT	SFL	10	1 1	1	1 1	0	0 0	0	0	1	0 0	) 1
	SFR	10	1 1	1	1 1	0	0 0	0	0	1	0 1	) (
ROTATE ACCUMULATOR 1 BIT LEFT	ROL	1 0	1 1	1	1 1	0	0 0	0	0	1	1 (	) (
ROTATE ACCUMULATOR 1 BIT RIGHT	ROR	1 0	1 1	1	1 1	0	0 (	0	0	1	1 0	1
ADD ACCR TO ACCUMULATOR	ADDR	10	<b>I</b> 1	1	1 1	0	0 0	0	1	0	0 0	) 0
ADD ACCS TO ACCUMULATOR WITH CARRY	ADCR	10	1 1	1	1 1	0	0 0	0	1	0	0 6	1
AND ACCE WITH ACCUMULATOR	ANDR	1 0	1 1	1	! !	0	0 (	0	1	0	0 1	0
OR ACCE WITH ACCUMULATOR	ORR	10	1	1	1 1	0	0 0	0	1	O	0 1	1 1
ROTATE ACCS AND ACCUBULATOR LEFT	ROLA	1 0 1	l 1	1	1 1	0	0 0	0	1	0	1 0	0
ROTATE ACCB AND ACCUBULATOR RIGHT	AOAR	10	1	1	1 1	0	0 0	0	1	0	1 (	1
SHIFT ACCO AND ACCUBULATOR LEFT	SFLR	1 0 1	1	1	1 1	0	0 0	0	1	0	1 1	0
SHIFT ACCE AND ACCUBULATOR RIGHT	SFAR	10	1 1	1	1 1	0	0 0	0	1	0	1 1	1 1
SUBTRACT ACCE FROM ACCUMULATOR	SUBA	1 0 1	1	1	1 1	0	0 0	0	1	1	0 0	0
SUBTRACT ACCS FROM ACCUMULATOR WITH CARRY	SBBR	1 0 1	1	1	1 1	0	0 0	0	1	1	û O	1
EXCLUSIVE OR ACCB WITH ACCUMULATOR	XORÂ	1 0 1	1	1	1 1	0	0 0	0	1	1	0 1	0
STORE ACC IN ACCB IF ACC > ACCR	CRET	10	1	1	1 1	0	0 0	0	1	1	0 1	1
STORE ACC IN ACCB IF ACC C ACCR	CRLT	101	1	1	1 1	8	0 0	0	1	1	1 0	0 (
EXCHANGE ACCR WITH ACCUMULATOR	EXAR	1 0 1	1 1	1	1 1	0	0 0	0	٠1	1	1 0	1
STORE ACCUMULATOR IN ACCE	SACR		_									
LOAD ACCUMULATOR WITH ACCE	LACB	101										
BRANCH ADDRESSED BY ACC	BACC	1 0 1	1	1	1 1	0	0 0	1	0	0	0 8	0
BRANCH ADDRESSED BY ACC DELAYED	8ACD	10	1 1	1	1 1	0	0 0	1	0	0	0 0	) 1
IDLE	IDLE	10	1 1	1	1 1	0	0 0	1	0	0	0 1	0
PUSH LOW ACCUMULATOR TO PC STACK	PUSH	1 0	1 1	1	1 1	0	0 0	) 1	1	0	0 0	) 0
POP PC STACK TO LOW ACCUMULATOR	POP	10	1 1	1	1 1	0	0 (	1	1	0	0 0	1
CALL SUBROUTINE ADDRESSED BY ACC	CALA	1 0	1 1	1	1 1	0	0 (	1	1	0	0 1	0
CALL SUBROUTINE ADDRESSED BY ACC DELAYED	CLAD	10										
TRAP TO LOW VECTOR	TRAP	10	1 1	1	1 1	0	0 0	1	1	0	1 0	0 (
TRAP TO LOW VECTOR DELAYED	TRPO	10	1 1	1	1 1	0	0 0	1	1	0	1 0	1
EMULATOR TRAP TO LOW VECTOR DELAYED	ETRP	1 0 1	1 1	1	1 1	0	0 0	1	1	0	1 1	1
RETURN FROM INTERRUPT	RETI	1 0	1	1	1 1	0	0 0	1	1	1	0 0	0
RETURN FROM INTERRUPT DELAYED	RTIO	10	1	1	1 1	0	0 0	1	1	1	0 0	1
RETURN FROM INTERRUPT WITH ENABLE	RETE	1 0 1	1-1	1	1 1	0	0 0	1	1	1	0 1	0
RETURN FROM INTERRUPT WITH ENABLE DELAYED	RTED	1 0 1	1	1	1 1	0	0 0	1	1	1	0 1	1
GLOBAL INTERRUPT ENABLE	EINT	1 0 1	1	ì	1 1	0	0 1	0	0		0 0	-
GLOBAL INTERRUPT DISABLE	DINT	1 0 1				-	-	-	_	-	0 0	
RESET OVERFLOW BODE	ROVE	1 0					0 1				0 1	
SET OVERFLOW MODE	SOVU	18									0 1	
CONFIGURE BLOCK AS DATA BEWORY	CNFD										1 0	
CONFIGURE BLOCK AS PROGRAM MEMORY	CNFP	10									1 (	
RESET SIGN EXTENSION BODE	RSXI	1 0									1 1	
SET SIGN EXTENSION HODE	SSXB	1 0									1 1	
SET XF PIN LOW	RXF	1 0	1 1	1	1	1 ()	U '	1 0	U	U	1 0	, (

SET XF PIN HIGH	SXF	,	Λ 1		1			۸	٨		۸			•	۸																
RESET CARRY																															
SET CARRY	AC				1																										
RESET TO BIT	SC				1																										
SET TO BIT	RTC				1																										
	STC				1			_	_		_	-																			
RESET HOLD NODE	RHM				1																										
SET HOLD NODE	SHE	1	0 1	1	1	1	1	0	0	1	0	O.	1	9	0	1															
STORE PRODUCT IN BPR	SPB	1	0 1	l <b>1</b>	1	1	1	0	n	1	O	0	1	1	0	0															
LOAD PRODUCT FROM BPR	LPB				1																										
LONG INDEDIATES																															
·													_																		
MULTIPLY LONG IMMEDIATE BY TREGO	RUKL				1																										
AND WITH ACC LONG INNEDIATE	ANDK				. 1																										
OR WITH ACC LONG INMEDIATE					1																										
XOR WITH ACCUMULATOR LONG INNEDIATE	XORK	1	0 1	1	1	1	1	0	1	0	0	0	0	0	1	1	ł	1			i	1	1	١	I	I	ł	١	1	1 1	l
REPEAT NEXT INST SPECIFICED BY LONG INNEDIATE	RPTR	1	0 1	1 1	1	1	1	A	1	٨	ß	0	٥	1	ß	0	1	1	ı,		1	1	1 1	,	į	ı	1	,			ì
CLEAR ACC/PREG AND REPEAT NEXT INST LONG INNO					1																										
BLOCK REPEAT	RPTB																														
	nrig	,	0 1	, ,		'	,	Ų	1	U	U	Ū	U	ì	ł	U	L	'	1 1		١	•	, ,	1	ı	ı	'	J	1	1 1	i
SET PREG SHIFT COUNT LOAD ARP IMMEDIATE COMPARE AR WITH CMPR	SPN	1	0 1	1	1	1	1	1	O	ß	P		0	۵	٥	٨															
LOAD ARP INNEDIATE					1																										
COMPARE AR WITH CMPR	CMPR				1																										
		•	•		•	•	•	•	٠	~	•	^	٠	•	٠	٠															
LOAD AR LONG INNEDIATE	LRLK	1	0 1	1 1	1	1	1	1	0	A	R	X	0	1	0	1	١	I	I		1	1	H	1	ı	ļ	١	ı	1	1 1	I
BARREL SHIFT ACC RIGHT .	BSAR	1	0 1	1 1	1	. 1		ľ	,	н		£	1	n	n	۸															
LOAD ACC LONG INNEDIATE WITH SHIFT	LALK				1												ı	ı			1	1			1		ı	1		, ,	
ADD TO ACC LONG SUMEDIATE WITH SHIFT	VOFK																														
SUBTRACT FROM ACC LONG IMMEDIATE WITH SHIFT	SBLK				1																										
AND WITH ACC LONG IMMEDIATE WITH SHIFT	ANDS				1																										
OR WITH ACC LONG IMMEDIATE WITH SHIFT																															
XOR WITH ACC LONG IMMEDIATE WITH SHIFT	ORS				1																						-		-		•
AND WITH ACC COMO CHREDIATE BITH SHIFT	XORS	}	0	1 7	1	I	1	1	5	H	ŀ	1	1	1	١	0	ı	1	1		ł	١	1 1		J	ı	١	1	ı		ı
MULTIPLY TREGO BY 13-BIT IMMEDIATE	MPYK	1	1 (	) (	1	ı	ı	ı	1	ı	1	1	1	1	ī	1															
BRANCH CONDITIONAL	Bond	1	•	1 4			L T	. 0	,		11	r	,	,	v	r	4			ı		4			٠.						
EXECUTE NEXT TWO INST ON CONDITION																															
CALL CONDITIONAL	XC				) (					_																					
	CC				) 1																										
RETURN CONDITIONAL	RETC	1	1	1 (	) 1	1	I	P	7	: L	٧	C	Z	Ĺ	٧	C	Á	A	A A	١	A	A	A A	1	\ A	A	Å	Å.	A	A I	A
BRANCH CONDITIONAL DELAYED	BconD	1	1	1 1	1 (	0	1	P	7	! L	٧	С	2	L	٧	C	A	A	A #	١	A	A .	A A		۱ ۸	A	A	A	A	<b>A</b> 1	A
EXECUTE NEXT TWO INST CONDITIONAL DELAYED	ECD				1 6																										
CALL CONDITIONAL DELAYED	CCD				) 1																										
RETURN CONDITIONAL DELAYED	RTCD																														

es

- Delayed instructions reduce overhead by not necessitating flushing
  of the pipeline as non-delayed branches do. For example,
  the two (single-word) instructions following a delayed branch
  are executed before the branch is taken.
- 2. All meaningful combinations of the 8 conditions listed below are supported for conditional instructions:

Cor	naition	representation in source
2) 3) 4) 5) 6)	ACC=0 ACC<>0 ACC<0 ACC>0 OV=0 OV=1	(EQ) (NEQ) (LT) (GT) (NOV) (OV)
8)	C=0 C=1	(C) (NC)

For example, execution of the following source statement results in a branch if the accumulator contents are less than or equal to zero and the carry bit is set:

BconD LEQ,C

Note that the conditions associated with BIOZ, BBZ, BBNZ, BANZ, and BAZD are not combinations of the conditions listed above.

## BIT MANIPULATION INSTRUCTIONS

XPL OPL APL CPL	EXCLUSIVE OR DBMR with data value OR DBMR with data value AND DBMR with data value if (data value = DBMR) then TC:=1
XPLK	EXCLUSIVE OR long immediate constant with data value
OPLK	OR long immediate constant with data value
APLK	AND long immediate constant with data value
CPLK	if (long immediate constant = data value) then TC:=1
SPLK	store long immediate constant in data memory
ВІТ	TC:=bit[4-bit immediate constant] of data value
BITT	TC:=pit[ <treg2>] of data value</treg2>

### otes

1) Note that the result of a logic operation performed by the PLU is written directly back into data memory, thus not disrupting the contents of the accumulator.

# 'NSTRUCTIONS INVOLVING ACCB, EPR

### \_oads/stores

-----

SACR store ACC in ACCB unconditionally

CRET if (ACC/ACCB) then store ACC in ACCB else ACCB -> ACC
CRET if (ACC/ACCB) then store ACC in ACCB else ACCB -> ACC

EXAR exchange ACC with ACCB

LACR load ACC from ACCB

SPB copy product register to BPR copy BPR to product register

LBPR load accumulator with BPR contents

### Additions/subtractions

ADDR add ACCB to ACC

ADCR add ACCB to ACC with carry

SUBR subtract ACCB from ACC

SBBR subtract ACCB from ACC with borrow

ABPR add BPR to accumulator contents

SBPR subtract BPR from accumulator contents

#### Logic operations

-----

ANDR and ACCB with ACC ORR OR ACCB with ACC

XORR exclusive-or ACCB with ACC